結果 : 4 bit full adder subtractor verilog code