結果 : 4 bit parallel adder vhdl code in structural modelling