結果 : full adder using half adder verilog code behavioral modeling