結果 : implement the logic circuit in figure 4.23 using nor gates only