結果 : structural verilog code for full adder