結果 : verilog code for full adder using 2 half adder