結果 : verilog code for full adder using gate level modeling