結果 : vhdl code for full adder using dataflow modeling