結果 : vhdl code for full adder using half adder in structural model