結果 : vhdl code for half subtractor using dataflow modeling