結果 : write and explain the verilog code for full adder using data flow modeling