結果 : write the verilog hdl code for full adder using half adder module