結果 : gate level verilog code for full adder