結果 : verilog code for full adder using data flow modeling