結果 : write vhdl code for half adder in data flow model